Skip to content

Conversation

@yedhukrishnavvdn
Copy link

No description provided.

     1) ls2_Silicon_v1.0_issd_images_01.00.00.tar.gz --->Silicon_Version 1.0
     2) ls2_v2.0_Silicon_v1.1_images.tar.gz --> Silicon_Version 1.1
Changed clock frequency based on Silicon version in PBL
      1) Si Ver 1.0 --> 1600MHz and image version released as 01.00.00
      2) Si Ver 1.1 --> 2000MHZ and image version released as 02.00.00
         1) ls2_Silicon_v1.0_issd_images_01.00.00.tar.gz--->Silicon_Version 1.0
	 2) ls2_v2.0_Silicon_v1.1_images.tar.gz -->Silicon_Version 1.1
Changed clock frequency based on Silicon version in PBL
	1) Si Ver 1.0 --> 1600MHz and image version released as 01.00.00
	2) Si Ver 1.1 --> 2000MHZ and image version released as 02.00.00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants