Skip to content

Conversation

@marwannismail
Copy link
Member

Addressing #124, the decode stage has been implemented with two interfaces created:

  1. IF -> ID Interface
  2. ID -> EX Interface

It has not been integrated into the top-level module (utoss_riscv) yet as the remaining stages need to be implemented first. Furthermore, since interfaces are not well-supported by iVerilog, the CI and Makefile was modified to instead support Verilator, and it is working as expected.

Lastly, the file structure under "src/" has been organized for easier readability.

@TheDeepestSpace TheDeepestSpace changed the base branch from main to pipeline-v1 January 4, 2026 20:28
@marwannismail marwannismail marked this pull request as ready for review January 4, 2026 20:57
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants