Skip to content

Conversation

@TheDeepestSpace
Copy link
Member

@TheDeepestSpace TheDeepestSpace commented Dec 5, 2025

Assume that memory is providing clocked reads. This is because on DE1-SoC inferred RAM requires this.

@TheDeepestSpace TheDeepestSpace self-assigned this Dec 5, 2025
@TheDeepestSpace TheDeepestSpace marked this pull request as ready for review December 5, 2025 04:59
always @(posedge clk) begin
data <= mem_load_result;
end
assign data = mem_load_result;
Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Technically we dont really need data anymore since it gets assigned to result anyway.

@TheDeepestSpace
Copy link
Member Author

We will close this in favour of #138 solution since having an extra state on the fetch side might be better pipelining-wise.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants