Skip to content
View posvirus's full-sized avatar
🎯
Focusing
🎯
Focusing
  • School of Integrated Circuits, Tsinghua University
  • Beijing, China
  • 23:28 (UTC +08:00)

Block or report posvirus

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RTE-Sim RTE-Sim Public

    Compact model for light propagation simulation in fNIRS systems

  2. CNN_proj CNN_proj Public

    CNN project (front-end codes)

    Verilog

  3. CIDA CIDA Public

    Integrated RRAM Crosstalk & IR Drop Analyzer

    Python

  4. AI_Engine AI_Engine Public

    AI engine support GEMM, convolution and FFT

    VHDL

  5. PIE_interface PIE_interface Public

    High-reliability PIE encoder/decoder interface

    Verilog

  6. ripple_ling_adder ripple_ling_adder Public

    SPICE netlist of a simple ripple ling adder

    Verilog