Skip to content
View pravesh-sandal's full-sized avatar

Block or report pravesh-sandal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Digital-IC-Design-Journey-with-cadence-virtuoso Digital-IC-Design-Journey-with-cadence-virtuoso Public

    A practical day-by-day journey exploring Digital IC Design using Cadence Virtuoso โ€” from schematics to layouts, DRC/LVS checks, parasitic extraction, and timing analysis.

  2. half-adder half-adder Public

    ๐Ÿ”— Repository: Half Adder โ€“ Schematic to GDSII This repository showcases the complete custom digital design flow of a Half Adder, from schematic capture to final GDSII layout. The design is implemenโ€ฆ

  3. half-adder-custom-layout half-adder-custom-layout Public

    This project showcases the custom layout design of a Half Adder using CMOS logic. It includes schematic creation, layout, DRC/LVS verification, parasitic extraction, and post-layout simulation. Theโ€ฆ

  4. Digital-Circuit-design Digital-Circuit-design Public

    This repository features custom digital circuit designs using 45nm CMOS technology with Cadence EDA tools. It covers the full schematic to GDSII flow, including schematic design, custom layout, DRCโ€ฆ

  5. Gates Gates Public

    A gate can be defined as a digital circuit that can allow a signal (electric current) to pass or stop. A type of gate that allows a signal to pass through when certain logical conditions are met. Dโ€ฆ

  6. 4bit_multiplier_virtuoso 4bit_multiplier_virtuoso Public

    physical design of 4 bit multiplier combinational circuit using 4bit adder and and gates