High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
-
Updated
Aug 29, 2023 - Scala
#
loongarch32r
Here are 7 public repositories matching this topic...
基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。
-
Updated
Apr 24, 2025 - VHDL
A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
-
Updated
Apr 13, 2025 - C++
Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品
-
Updated
Sep 14, 2024 - Scala
Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)
-
Updated
Nov 5, 2025 - C
HITSZ CS course Loongarch CPU design using Scala/Chisel
-
Updated
Jul 25, 2025 - Assembly
Web app for collecting statistics over LoongArch32 Reduced binaries
-
Updated
May 1, 2025 - Rust
Improve this page
Add a description, image, and links to the loongarch32r topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the loongarch32r topic, visit your repo's landing page and select "manage topics."